A new node structure shown in Fig. 1 with a single transmitter TH and receiver RX employing deflection routing [1,2] is proposed here for two-connected, slotted networks. Only three 2 x 2 optical switches are used, the theoretical minimum of all possible single-buffer all-optical node schemes, for a node capable of accessingheceiving either channel. Without the one-packet fibre delay loop memory M [3] , it would be a 3 x 3 completely nonblocking switch.
Packets entering the node at il or i2 and contained in M are perceived by the controller in one of five possible ways: empty (E), for the node (FN), caring to exit on output 01 (Cl), caring to exit on output 02 (C2), or don't care (DC), i.e. both outputs provide equivalent shortest-paths to their destination. Deflections occur when packets at the input of SW3 vie for the same output. When il and i2 are FN, one is missed. The objective of the controller is to maximise the node's throughput by minimising the number of deflections. Switch SW2 is just for absorptiodinjection, and routing switch SW3 is controlled with a simple non-priority hot-potato routing [I] of its input packets.
The throughput against offered load (i.e. the probability of having a packet ready at TX at each clock) for a *node ShuffleNet in uniform traffic has been theoretically evaluated [4] . In comparison with the throughput of nodes with no delay loop memory M (i.e. hot-potato routing) and of nodes with infinite buffers (i.e. store-and-forward S&F) at full load, the proposed node structure yields 71% of the maximum S&F throughput while the node with no delay loop memory yields only 52%. This is a 37% increase in throughput at the cost of building only a slightly more complicated controller.
Experiment:
The transparent optical node illustrated in Fig. I was constructed with three Crystal Technology SW313P LiNbO, electro-optic crossbar switches (SWI, SW2 and SW3) and a length of optical fibre for the purposes of routing, buffering and dropiadd multiplexing of incoming packets. The LiNbO, switches were measured to have average fibre-to-fibre losses of 4 4 d B when connected in the configuration of Fig. 1 for an overall throughput loss of -19.2dB for a packet traversing all three switches. Such a loss can be r e d d by 3 to 6dB by improving the fibre splice connections within the node structure. Power levels can be restored using an optical amplifier placed at the bus output ports of the node. However, the noise introduced by optical amplifiers imposes an upper limit on the maximum usable bit rate [q. For these experiments a four node banyan interconnect was assumed for routing purposes. Thus, valid binary packet destination addresses JK for this interconnectare 00, 01, 10 and 11. Address recognition is performed at input port il by tapping off a portion of the incoming signal power with a -3dB splitter and detecting the address signals of interest. The power in the address recognition portion of the signal is sent through an optical fibre 1 x 4 divider and delay structure for parallel detection of four bits of information in the packet header field. ATM packet structures consisting of a 5 byte header field and 48 byte data field were used. A portion of a typical 1.24416GbiUs NRZ input packet is shown in Fig. 2 . These data are optical pulses detected with an AT&T 127B InGaAs avalanche photodiode detector and measured with a Tektronix 11801 digitising sampling oscilloscope and an SD-26,20GHz bandwidth sampling head.
Every incoming packet structure, including empty packets, begins with a 2-hit-wide framing pulse in the header field. The framing pulse is used for selfclocking of packets entering the node and to maintain overall network synchronisation. Because the framing pulse must be sent with every packet time slot, an address bit E in the header field is used to determine whether or not an empty packet has been sent in the slot. When the destination address bits J or K had digital values of zero they were always surrounded by optical one bits to ensure that a true zero was detected at the 1.24416 GbiUs data rate. Prior to entering the node, the packet is buffered by a length of optical fibre while the state of the three LiNbO, switches is set according to the prioritisation algorithm. This address recognition delay stage is 120ns, 9211s of which is due to propagation delays in the electronic controller circuitry. The majority of this time, -83ns, is associated with the setup and hold time requirements of a CMOS programmable logic array used to derive the switch state settings from 214 possible input combinations. These controller inputs are the 3-bit destination address information (EJK) of packets at il, i2, TX and M, as well as the 2 bit address of the optical node itself. Experimental results for the switch operating as node address 00 and with empty packets incident at bus input i2 are shown in Figs. 3 and 4. Fig. 3 is a plot of the series of incoming packets at TX (upper trace), il (middle trace) and i2 (lower trace). The data rates for packets at TX and il were 622.08MhiUs and 1.24416Gbit/s, respectively, and have low mark ratios for viewing purposes. Indeed, the data rates in the packet data fields can be multigigabit per second. The guardband between packets is 51.44ns. The empty packets incident at input port i2 have no framing pulse associated with the packet time slot due to unavailability of a third modulatable laser source. The TX packets all have the same destination address of 101. The packets incident at il have destination addresses 100, 1 IO, OOO and 11 1, respectively. The packets detected at the output ports are shown in Fig. 4 . The packet with destination address 100 is correctly dropped at RX (upper The potential of nonlinear optical loop mirrors (NOLM) devices for timedomain, high-speed (l&lOOGbit/s) signal processing is now well recognised [I-31. In communications system applications, important parameters are the NOLM switching power, switching efficiency and extinction ratio. We investigate here the perturbative effect of normal mode loss on such parameters, which had not been taken into account so far in NOLM analysis, and apply the results to the case of CW square and soliton pulses self-switching. 
where a, and a. are defined as the power coupling ratios for straight-through and crosscoupling. In eqn. 2, the phase difference 
